ARAI•õa), Satoshi FUKUMOTO•õ, and Kazuhiko IWASAKI•õ , Members SUMMARY Convolutional compactors offer a promising technique of compacting test responses. In this study we expand the architecture of convolutional compactor onto a Galois field in order to improve compaction ratio as well as reduce X-masking probability, namely, the probability that an error is masked by unknown values. While each scan chain is independently connected by EOR gates in the conventional arrangement, the proposed scheme treats q signals as an element over GF(2q), and the connections are configured on the same field. We show the arrangement of the proposed compactors and the equivalent expression over GF(2). We then evaluate the effectiveness of the proposed expansion in terms of X-masking probability by simulations with uniform distribution of X-values, as well as reduction of hardware overheads. Furthermore, we evaluate a multi-weight arrangement of the proposed compactors for non-uniform X distributions .
Introduction
With advances in semiconductor technology, the cost of testing VLSI chips has been increasing [1] . Testing them is requiring exponential amounts of test data and longer testing times, because of their higher clock frequency and increasing scale, resulting in higher costs. It is therefore important not only to reduce test stimuli but also to reduce the number of test responses to be compared.
For compacting stimuli, since traditional built-in selftest (BIST) techniques [2] is difficult to achieve the high fault coverage of ATPG, many hybrid BIST schemes have been proposed [3] - [6] . The hybrid BIST architectures use bit-flipping/fixing circuits [5] , [6] and/or broadcasters that propagate test stimuli into multiple scan chains [7] , compressing ATPG vectors by taking advantage of their characteristic of having far fewer care-bits.
From the viewpoint of test response, compaction techniques have been classified into two categories: timedomain compactors that use an output-response analyzer (ORA) typified by a multi-input signature register (MISR), and space compactors [8] , [9] . As the circuit under test becomes larger, sometimes focusing on SoC testing, more attention has been paid to handling unknown (X) values [10] , [11] . X-values occur at many places in the circuits such as tri-state logic at the buses, embedded RAMS, and blackboxed logic, and they can make faulty responses unobservable. 
Expression over GF(2)
Multipliers over GF(2q) generally require large temporal or spatial overhead. On the other hand, the multiplier in the proposed expanded convolutional compactor is simply for a fixed value. Also, the summation over GF(2q) is calculated by bit-wise EOR operations over binary notations. Thus, the multiplier can be implemented by a small number of EOR gates. Again, we assume that a primitive polynomial x2+x+1 is applied over GF(22) . Here, the characterizing matrix of the polynomial, A, is described as (2 
Multipliers can therefore be implemented as shown in Fig. 2 : thus, the convolutional compactors over GF(2q) can be equivalently represented over GF(2), that is, by binary matrix CN. Equivalent compactor over GF(2) behaves in the same way as the original compactor over GF(2q) , that is, produces the same output sequence for the same input sequence, in respect of binary data. Figure 3 is an equivalent representation over GF(2) of the convolutional compactor shown in Fig. 1 . In this figure, every 2-bit signal line in Fig. 1 is expressed by two 1-bit signals. The matrix CN is arranged as (7) Note that Eq. (7) is for b=2 outputs, and connectivity for each shift register is described separately as the top and bottom four rows. While CN' in Eq. (1) has an equal odd num- ber of non-zero elements in each column, the number of 1s in each column in Eq. (7) varies from 3 to 5. The number of 1s in each column depends on the arrangement of the original CN' and applied primitive polynomial, and it is not always guaranteed that every column has an equal number of 1s.
Arrangement of Injector Matrix
We relax the condition of the arrangement of the injector matrix applied to the original convolutional compactors. While we follow the restriction (R2), we allow the case that the number of non-zero elements in a column in CN' is even and not equal for all columns.
This relaxation is effective not only for reducing hardware overhead, but also for reducing X-masking probability. X-values usually occur at internal memories or buses. Thus, once a scan cell captures an X-value, some neighbors might also do so, and the positions of the X-values can be clarified in advance. If we tie up q scan outputs which produce many X-values and correlate with each other, assigning a small number of EORs (two 1s in the column of CN', for example,) to them would avoid errors output from other scan chains being masked by their X-values.
If we arrange a convolutional compactor for S=6, b =2, M=8, and u=3 under the original restrictions, there will be 18 EOR gates in the injector network. Thus, the additional overheads by expansion onto GF(22) with CN' of Eq. (1) would be 5 EOR gates.
In respect of the effectiveness of error masking, the relaxation makes it worse to some degree. However, our previous work indicated that error-masking probability has a maximum value at a relatively short observation interval; after that, it falls as observation interval increases [14] . This characteristic holds regardless of the arrangement of injector network. Then, if we observe responses long enough, such as for several ATPG patterns, error masking property would have less impact on observability than X-masking property. Also, as previously discussed, an even number of non-zero elements in the columns does not always lead to even number of 1s in equivalent expression by CN.
It is known that X-values are not always uniformly distributed [15] . Figure 4 shows the distribution of X-values obtained from ATPG test response for a practical-scale real VLSI chip. For a given condition for the number of scan chains of 32, 64, 128, and 256, we arranged the scan chains in descending order of X-occurrence probability, and calculated the rate of Xs produced by each scan chain. The X-axis indicates the position of the scan chains. As shown in the figure, X occurrence rate for each scan chain is not uniformly distributed. When the number of scan chains is 256, the first scan chains produce 9% of Xs. Also, 90% of the Xs are produced by less than 20% of the scan chains, and 70% of scan chains produce no Xs.
With the relaxed condition and under the assumption that the X occurrence probability of each scan chain is known, we propose the arrangements of the injector net- Results of X-masking probability for convolutional compactor over GF (22), with X-model (I), where X-values are output over GF(2) by the same probability. (b=2, M=32, S=100) elements in the columns of CN' is set to 2. The injector matrix for the original convolutional compactor is also generated randomly under restrictions (R1) and (R2), where u =3, that is, the number of element 1s in the columns is 3 . The generated compactor over GF (22) has 266 EOR gates, while the number of EOR gates for GF (2) is 300. Thus, the hardware overhead of the proposed scheme is reduced by 11.3%. Although the arrangements of the injector networks are fixed through the experiments, we think the results provide the common tendencies for varied injector networks in some degree, since positions of errors and Xs were changed in each trial. We introduce two simple models for occurrence of Xvalues, according to the correlations between adjacent scan chains.
(I) X-values occur over GF(2), that is, bit-wise. There are no correlations between scan chains. (II) X-values occur over GF(22) .
That is, the scan chains are paired, and if one scan chain produces an X-value, the paired one also produces X-values, and vice versa. This correlation can occur at multi-bit signal lines such as in processor data paths. Figure 5 shows the simulation results of X-masking probability for S=100, b=2, M=32 with X-model (I), where X-values are produced independently for each scan chain by the same probability. The X-axis is the average X-occurrence probability, which is denoted as p, for one-bit data from scan chains. The Y-axis is the X-masking probability. The X-masking probability monotonically increases as with increasing X-occurrence probability, exceeding 0.2 at p=0.005, and reaches almost 1 when p is higher than 0.1. In this case, the proposed method does not indicate superior X-masking probability to the original arrangement. Figure 6 shows the X-masking probability for S= 100, b=2, M=32 with X-model (II), where Xs occur by the same probability for each pair of two scan chains. The expanded compactor shows improved X-masking prob- Results of X-masking probability for convolutional compactor over GF (22), with X-model (II), where X-values are output over GF (2) by the same probability. (b=2, M=32, S=100) Fig. 7 Calculation results of X-masking probability for convolutional compactor over GF (22) Figure  7 shows the X-masking probability under scenario (A-I). The X-axis indicates the average X-occurrence probability for all scan chains, p.
In Fig. 7 , X-masking probability for the compactor proposed-1 shows a similar tendency as in Fig. 5 , that is, worse in lower range of X-occurrence probability but improved in comparison with arrangement over GF(2), when Fig. 8 Calculation results of X-masking probability for convolutional compactor over GF(22) under scenario (A-II), where X-values are output over GF(22) and 10% of scan chains produce 90% of Xs. (b=2, M=32, S=100) p goes higher exceeding 0.005. Compactors proposed-2 and proposed-3 show generally improved X-masking probability than the original arrangement, and compactor proposed-3 shows better X-masking probability than proposed-2. Figure 8 shows the result under scenario (A-II). While compactors proposed-2 and proposed-3 still show better Xmasking probability than the original arrangement, the difference between proposed-2 and proposed-3 is negligible.
Figures 9 and 10 show the calculation results of Xmasking probability under scenarios (B-I) and (B-II), respectively. For proposed-2 and proposed-3, similarly to Figs. 7 and 8, weight 1 is assigned to the top-10% of scan chains. When Xs occur over GF(2), compactors proposed-2 and proposed-3 shows better X-masking probability for p <0.1. On the other hand, when Xs occur over GF(22), X masking probability for all compactors reaches 1 for p> 0.01.
As the results for proposed-1 shows, expansion of con- Fig. 9 Calculation results of X-masking probability for convolutional compactor over GF(22) under scenario (B-I), where X-values are output over GF(2) and 1%, 9%, and 20% of scan chains produce 50%, 40% and 10% of Xs. (b=2, M=32, S=100) Fig. 10 Calculation results of X-masking probability for convolutional compactor over GF(22) under scenario (B-II), where X-values are output over GF(22) and 1%, 9%, and 20% of scan chains produce 50%, 40% and 10% of Xs. (b=2, M=32, S=100) volutional compactor over GF(2q) cannot always improve X-masking probability. However, by combining this concept with the information about the distribution of Xs, as proposed-2 and proposed-3, larger q has the possibility to improve X-masking probability, reducing hardware overhead.
Conclusions
In this study, we expanded the architecture of convolutional compactors over Galois field GF(2q) by combining q scan chains into q-ary vectors. We showed that the expanded architecture can be described equivalently by the original bitwise form over GF(2). We also relaxed the restriction on the arrangement in order to reduce hardware overhead and improve X-masking probability. Simulation results showed that the expansion of the compactors improved X-masking probability reducing the hardware overhead, especially in 
